About

alwaysff is an interactive reference, a set of tools and an engineering blog about RTL and digital logic design. Every concept page pairs a figure you can run with a waveform on the same time axis and the synthesizable SystemVerilog that produces it.

It is written by Isoo, a digital design engineer (MSc EE).